Abstract
Introduction
Particle collider is used to accelerate elementary particles to very high kinetic energy and make them impact on others. Data from these collisions provide scientists good evidence relating to the subatomic world and the laws governing it. Pixel detector serves as a special sensor to detect and record the track of ionizing particles from these collisions in the particle collider. Pixel unit cells (PUC), arranged regularly in the pixel detector, can collect and process the analog signal from the reverse biased silicon p-n junction as sensor which detects the hit information. The circuit blocks and structure of each pixel unit cell is shown in Figure 1 . The signal from sensor is characterized by the short duration and small amplitude, while accompanied by much complicated noise such as electromagnetic interference and drain current.
In the PUC, charge sensitive preamplifier (CSP) is an essential component, but also one of the most difficult parts to be implemented. It is used to make effective collection and record of signal from the sensor. High timing resolution and great noise suppression is required to detect effectively the weak and complicated charge signal of short duration, so this preamplifier must have large band-width and low noise. And working under the condition of high frequency, its rise time should be shorter than 20ns, while the discharge time is several hundred nanoseconds [1] . A single-ended preamplifier, with super-regulated cascode has been presented [2, 3] . However, this circuit is sensitive to input common-mode signal, and cannot suppress the DC noise effectively.
In this paper, a novel charge sensitive preamplifier is proposed. The input differential cascode stage and super-regulated cascode were used in the CSP. The design results show that the CSP has good DC noise suppression, while keeping great performance of super-regulated cascode, such as high gain and wide band.
The paper is organized as follows. Section 2 covers the architecture of CSP and describes key blocks in details. Section 3 presents the CSP's performance. Finally in section 4, a conclusion is drawn.
Charge sensitive preamplifier design
Charge sensitive preamplifier consists of a low-noise amplifier fed back by a small capacitance and constant current feedback circuit, as shown in the Figure 1 . The low-noise amplifier can accumulate the input charge and convert it to a voltage, while the constant current feedback circuit discharges the feedback capacitor after a hit by a constant current [4] .
The amplifier with the feedback capacitor C f converts the input charge Q in to a voltage. An ideal operational amplifier with infinite open-loop gain will become a virtual short circuit and make one end a perfect virtual ground when the other end is set to a DC reference voltage [1] .
Charge amplification
The preamplifier schematic to complete the charge amplification is shown in Figure 2 . It is a twostage amplifier. The first stage is a differential cascode amplifier. It drives a super-regulated cascode stage, serving as the second gain stage.
Figure 2. Schematic of preamplifier
The input stage is a differential cascode stage. Cascode amplifier has two distinct advantages. First, it provides the high output impedance that increases the gain of amplifier. Looking back into the drain of M4, the small signal resistance is about 2 4 4 ds m ds r g r , that is much larger than the resistance of the current mirror load. Second, it reduces the effect of the Miller capacitance on the input that is important in the frequency behavior. Therefore, the use of cascoding in the first stage provides high gain and good frequency behavior.
For the differential cascode input stage, there are two problems to solve. First, the Common Mode Rejection Ratio (CMRR) and Power Supply Rejection Ratio (PSRR) should be improved to suppress the effect of input common-mode perturbations and ripple from the power supply. Second, one input is connected to the sensor while the other is connected to reference potential that doesn't change too much as the environment [1] .
PMOS input devices is selected to reduce the noise. Usually, PMOS transistors have 2~5 times less 1/f noise than NMOS transistors [5] . And much noise coupled on the substrate makes it no longer clean and pollutes the input device and the whole amplifier. As shown in Figure 3 , PMOS transistor, located in a separate N-well that is connected to a potential, is free from these noise. The input stage drives the super-regulated cascode stage [2] . The main part of this stage consists of M7, M9, and M10, and it is biased by current mirror. In order to keep the symmetry of circuit structure, the bias circuit will be a super-regulated cascode just as (M7, M9, M10).
Based on the feedback theory, the gain can be calculated as
where 0
A is the gain of input stage of input stage and the common gate device M7, and b is the loop gain, 
For the super-regulated cascode stage, as shown in Figure 2 , M7 forms a common gate device that has low input impedance. And the local feedback loop (M9, M10) lowers the input impedance by (1 ) b -times, while increases the output impedance for high gain [6, 7] . Thus it can reduce the influence of the large capacitance and impedance on the bandwidth. The input impedance is expressed as
This structure makes contribution to wide band of preamplifier.
Feedback circuit
Feedback circuit, shown in Figure 4 , consists of the feedback capacitor C f and the constant current discharge circuit. When choosing the value of C f , gain and Miller Effect should be taken in consideration, and there are many parasitic effects from other devices. Usually, this value is tens to hundreds of femto-farad.
Constant current discharge circuit is implemented to remove the charge on the capacitor in current I b and make a nearly triangular shape pulse. The height and width of the output voltage pulse increases linearly with the input charge. Measurement of them is used to determine the input charge in the discriminator.
In the feedback circuit, M f1 and M f1' form a current mirror that provides constant reference discharge current. M f2 controls the state of feedback circuit. The control signal will decide whether the M f2 is ON or OFF. When M f2 is OFF, no current flow through the circuit, and charge is accumulated in the C f. When M f2 is ON, capacitor is discharged by constant current. As the feedback capacitor is discharged, the voltage between the poles of capacitor falls to 0, thus the discharge current goes to 0. At this moment, the discharge is completed.
Simulation results and performance

Frequency response
The frequency response of the preamplifier is shown in Figure 5 . The simulation indicates that DC open-loop gain is 52dB, 3dB
f -is 4.72MHz and GBW is 1.43GHz with a phase margin of 46.33°, when the load capacitance is 6pF. 
Function of charge amplification and discharge
The pulse voltage signal is selected as the input to replace the charge signal [8] . This voltage signal is converted to current after the input resistor in R connected to the negative input end of the preamplifier. The charge in Q from the integral of current is cumulated in feedback capacitor f C . The equivalent circuit for simulation is shown in Figure 8 . Figure 9 . Output signals of CSP This is why the smaller value of feedback gives the higher gain. Simulation ( Figure 9 ) shows that the output voltage increases linearly as the increasing input charge, and the gain of CSP is 6.87v/pC. The rise time is about 12ns.
Noise performance
The equivalent output voltage noise spectral density is calculated as
where ( ) ni e f is the equivalent input noise voltage including white noise and 1/f noise, and ni i is the output noise current from the sensor. f C is the feedback capacitor and s C is the total input capacitance including the sensor capacitance and the preamplifier capacitance [2] .
Noise performance of the preamplifier is always evaluated in the equivalent noise charge (ENC), which is defined as the noise voltage at the output end of the preamplifier divided by the gain (volts/pC) [9] . Equivalent output noise is shown in Figure 10 . At the input, the ENC is given as noise output voltage ENC gain of CSP =
The value of ENC is about 1646e -, and it will make lower limit for the threshold. When the input charge is less than the threshold, it will be drown out in the noise, and the discriminator will give a false result [10] . 
Conclusion
In this paper, a 0.18μm CMOS low-noise, wideband charge sensitive preamplifier is analyzed and designed. A differential cascode input stage and super-regulated cascode structure are used to complete the charge amplification. Feedback circuit, which consists of feedback capacitor and constant current discharge circuit, serves to discharge and reset the circuit. As the result, the preamplifier has bandwidth of 4.73MHz, and open-loop gain of 52dB. CMRR(0) is 104.4dB, PSRR+(0) is 120.9dB, and PSRR-(0) is 100dB. For the CSP, gain is 6.87v/pC, with a rise time of 12ns, while equivalent noise charge is 1646e
-. This CSP has wideband and low noise. Therefore, the required timing resolution of the pixel detector can be achieved to detect and amplify the weak input signal in high frequency.
